跳至主導覽 跳至搜尋 跳過主要內容

Design and simulation of A 2 × 2N SOI optical power splitter

研究成果: 期刊貢獻文章同行評審

2 引文 斯高帕斯(Scopus)

摘要

A 2 × 2N optical power splitter is designed on a two-layer silicon-on-insulator (SOI) wafer that offers the flexible design of the optical power-splitting ratio. The lateral power-splitting ratio is designed by adjusting the multimode interference region. The vertical power-splitting ratio is designed by varying the gap distance between the two SOI layers. We use the beam propagation method to simulate the light propagation in such a two-layer optical waveguide. The total insertion loss 1.01 dB of a 2 × 32 optical power splitter with 0.2 mm × 8.7 mm size is demonstrated by beam propagation simulations.

原文English
頁(從 - 到)307-310
頁數4
期刊Microwave and Optical Technology Letters
32
發行號4
DOIs
出版狀態Published - 20 2月 2002

指紋

深入研究「Design and simulation of A 2 × 2N SOI optical power splitter」主題。共同形成了獨特的指紋。

引用此