Skip to main navigation Skip to search Skip to main content

Applying a counter-based PFM control strategy to an FPGA-based SR forward converter

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

5 Scopus citations

Abstract

A field programmable gate arrays (FPGA) technique applied to a forward converter is presented to design a pulse-frequency-modulation (PFM) controller, along with protection peripherals. With only one comparator and without any analogue-to-digital converter (ADC), the information on the feedback output voltage is entirely obtained according to a counter. Besides, the control effort is calculated and used during the present period, thus causing the transient load response to be very fast. In this paper, the operation of this control topology is illustrated, along with some experimental results to demonstrate its effectiveness.

Original languageEnglish
Title of host publication2006 IEEE Region 10 Conference, TENCON 2006
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Print)1424405491, 9781424405497
DOIs
StatePublished - 2006
Event2006 IEEE Region 10 Conference, TENCON 2006 - Hong Kong, China
Duration: 14 Nov 200617 Nov 2006

Publication series

NameIEEE Region 10 Annual International Conference, Proceedings/TENCON
ISSN (Print)2159-3442
ISSN (Electronic)2159-3450

Conference

Conference2006 IEEE Region 10 Conference, TENCON 2006
Country/TerritoryChina
CityHong Kong
Period14/11/0617/11/06

Fingerprint

Dive into the research topics of 'Applying a counter-based PFM control strategy to an FPGA-based SR forward converter'. Together they form a unique fingerprint.

Cite this